

CSCI 553: Networking III

Unix Network Programming

Spring 2007



Automated Builds



Today's Agenda

- A word about Lab 02 & Thursday task
- Automation Lecture
- In-class Makefile development example
- Lab 03 preparation



Today's Agenda (2/7)

- Next Thursday (2/14) task, unp code
 - README
- Some more about using Make
- Lab 03 (@ 10:00)
 - Correction 3.G.1: need to make sure you get the correct revision, the method shown is not guaranteed to find it.
 - I will e-mail an addendum about this, but mark it in your lab handouts

UNPV Vol 1 2nd Edition

Source Code

- File is a tar & gzipped archive:
 - `/home/csci553/classfiles/unpv12e.tar.gz`
 - Use this file
- README
 - make sure you do configure step
 - skip the libroute and libxti subsystem builds, we don't have 4.4BSD routing or XTI support on our system



Today's Preparation


- The example makefiles discussed today are available in the usual location:
 - `/home/csci553/classfiles`

```
[harry@nisl ~]$ cd
[harry@nisl ~]$ mkdir make
[harry@nisl ~]$ cd make
[harry@nisl make]$ tar xvfz /home/csci553/classfiles/make.tgz
./
./methyl_0502.dat
./hydroxyl_0597.dat
./hydroxyl_0973.dat
./methyl_1033.dat
...
```



Introduction

- Most languages require you to compile programs before running them
 - Typing `gcc -c -Wall -ansi -I/pkg/chempak/include dat2csv.c` once is bad enough
 - Typing it dozens of times as you edit and debug is tedious and error-prone
- Most large programs contain *dependencies*
 - Module A uses modules B and C, B uses D and E, C uses E and F, etc.
 - If E changes, ought to recompile B and C, then A
- Rule #2: Anything worth repeating is worth automating
 - A standard way and place to save project-related commands...
 - ...that keeps track of what depends on what



Automate, Automate, Automate (!)

- Tools that manage repetitive tasks and their dependencies are usually called *build tools*
 - Originally developed to rebuild software packages
 - Can equally well be used to update web site content, run backups, etc.
- Such a tool must have:
 - A way to describe what things to do
 - A way to specify the dependencies between them



Make

- Most widely used build tool is **Make**
 - Invented at Bell Labs in 1975 by Stuart Feldman [**Feldman 1979**]
 - He went on to become a vice-president at IBM, which shows you how far a good tool can take you
- The good news: **Make** is freely available for every major platform, and very well documented
- The bad news is **Make's** syntax
 - Over 30 years, it has grown into a little programming language (see Rule #11)
 - We will ignore advanced features for now



Our Example

- Running example: Nigel is studying organic fullerene production
 - Automated laboratory equipment runs experiments in batches to create files like this:

```
Time: 1.2271
Concentration: 0.0050
Yield: 11.41

Time: 2.5094
Concentration: 0.0055
Yield: 11.20

Time: 3.7440
Concentration: 0.0060
Yield: 10.90
```

- Each experiment produces 20-30 files
 - Use *comma-separated values (CSV)* for the table
 - May eventually have several thousand of them
- Want to:
 - Generate tables showing the results for particular trials using a program called dat2csv
 - Update a file showing the correlation between concentrations and yields based on those tables



Hello, Make

- Put the following into a *Makefile* called hello.mk:

```
hydroxyl_422.csv : hydroxyl_422.dat
    dat2csv.py hydroxyl_422.dat > hydroxyl_422.csv
```

- *Must* indent with a tab character: not eight spaces, or a mix of spaces and tabs
 - Yes, it's a wart, but we're stuck with it
- Run `make -f hello.mk`
 - **Make** sees that the CSV file depends on the data file
 - Since the CSV file doesn't exist, **Make** runs `dat2csv hydroxyl_422.dat > hydroxyl_422.csv`
- Run `make -f hello.mk` again
 - `hydroxyl_422.csv` is newer than `hydroxyl_422.dat`, **Make** does *not* run the command again

Terminology




Fig L5.1: Structure of a Make Rule

- `hydroxyl_422.csv` is the *target* of the *rule*
- `hydroxyl_422.dat` is its *prerequisite*
- The compilation command is the rule's *action*
 - **Make** runs them on your behalf, just as the shell runs the command you type



Multiple Targets

- Makefiles usually contain multiple rules

```
hydroxyl_422.csv : hydroxyl_422.dat
    dat2csv hydroxyl_422.dat > hydroxyl_422.csv
methyl_422.csv : methyl_422.dat
    dat2csv methyl_422.dat > methyl_422.csv
```

- When you run `make -f double.mk`, only `hydroxyl_422.csv` is compiled
 - The first rule in the Makefile specifies the *default target*
 - Unless you tell it otherwise, that's all **Make** will update
- Have to run `make -f double.mk methyl_422.csv` to build `methyl_422.csv`



Phony Targets

- Running **Make** separately for each target would hardly count as “automation”
- Solution: define a *phony target* that:
 - Depends on all the things you want to recompile, but doesn't correspond to any files
 - It can never be up to date, so making it will always executes its actions

```
all : hydroxyl_422.csv methyl_422.csv

hydroxyl_422.csv : hydroxyl_422.dat
    dat2csv hydroxyl_422.dat > hydroxyl_422.csv

methyl_422.csv : methyl_422.dat
    dat2csv methyl_422.dat > methyl_422.csv
```

- `make -f phony.mk all` now creates both .csv files

Dependencies

- Note how one target can depend on others
 - all depends on hydroxyl_422.csv and methyl_422.csv
 - Each of these depends on (i.e., must be newer than) the corresponding .dat file
- Can visualize dependencies as a *directed graph*
 - Each file is represented by a *node*
 - Dependencies are then the graph's *arcs*




Fig L5.2: Visualizing Dependencies



Updating Dependencies

- **Make's** built-in processing cycle:
 - Follow links top-down to find direct and indirect dependencies
 - Execute actions bottom-up to update
- **Make** can execute actions in any order it wants to, as long as it doesn't violate dependency ordering
 - Could update either hydroxyl_422.csv or methyl_422.csv first
 - But has to update both before “updating” all



Conventions

- If you run `make` with no arguments, it automatically looks for a file called `Makefile`
 - So most projects use that name for their `Makefile`
 - And remember, without an explicit target name, `make` only updates the first one it finds
- Typical phony targets in a typical `Makefile` include:
 - `"all"`: recompile everything
 - `"clean"`: delete all temporary files, and everything produced by compilation
 - `"install"`: copy files to system directories
- Many open source packages can be installed by typing:
 - `make configure`
 - `make`
 - `make test`
 - `make install`



Automatic Variables

- **Make** defines *automatic variables* to represent parts of rules
 - Values re-set for each rule
 - Unfortunately, names are very cryptic

\$@	The rule's target
\$<	The rule's first prerequisite
\$?	All of the rule's out-of-date prerequisites
\$^	All prerequisites



Automatic Variables Example

- Rewrite the Makefile using automatic variables

```
all : hydroxyl_422.csv methyl_422.csv

hydroxyl_422.csv : hydroxyl_422.dat
    @dat2csv $< > $@

methyl_422.csv : methyl_422.dat
    @dat2csv $< > $@

clean :
    @rm -f *.csv
```

- By default, **Make** echoes actions before executing them
 - Putting "@" at the start of the action line prevents this
- And add a phony target clean to tidy up generated files
 - Question: why rm -f instead of just rm?



Pattern Rules

- Most files of similar type in a project are processed the same way
 - E.g., typically compile all C# or Java files with the same options
- Write a *pattern rule* to describe the general case

```
all : hydroxyl_422.csv methyl_422.csv

%.csv : %.dat
    @dat2csv $< > $@

clean :
    @rm -f *.csv
```

- The wildcard "%" represents the stem of the file's name in the target and prerequisites
- Must use automatic variables in the actions
 - This is why they were invented



Adding More Dependencies

- Now create a summary for each set of experiments
 - Use summarize to combine data from hydroxyl_422.csv and hydroxyl_480.csv
 - Output is hydroxyl_all.csv
 - Perform same calculation for methyl files
- Updated Makefile is a simple extension of what we've seen before:

```
all : hydroxyl_all.csv methyl_all.csv

%_all.csv : %_422.csv %_480.csv
    summarize $^ > $@

%.csv : %.dat
    dat2csv dat2csv $< > $@

clean :
    @rm -f *.csv
```

- The rule for %_all.csv takes precedence over the rule for %.csv
 - **Make** uses the most specific rule available



Tidying Up

- What happens when this file is executed for the first time?

```
$ make -f depend.mk
dat2csv hydroxyl_422.dat > hydroxyl_422.csv
dat2csv hydroxyl_480.dat > hydroxyl_480.csv
summarize hydroxyl_422.csv hydroxyl_480.csv > hydroxyl_all.csv
dat2csv methyl_422.dat > methyl_422.csv
dat2csv methyl_480.dat > methyl_480.csv
summarize methyl_422.csv methyl_480.csv > methyl_all.csv
rm hydroxyl_480.csv methyl_422.csv hydroxyl_422.csv methyl_480.csv
```

- **Make** automatically removes intermediate files created by pattern rules when it's done
- Question: how do you prevent this?



Defining Macros

- Often want to define variables inside a Makefile
 - The output directory, the optimization flags for the compiler, etc.
- Rule #3: Anything repeated in two or more places will eventually be wrong in at least one
- Solution: define variables (usually called *macros*)
 - Remember: **Make** is a little programming language
 - Change behavior by changing one value in one place

```
INPUT_DIR = /lab/gamma2100
OUTPUT_DIR = /tmp

all : ${OUTPUT_DIR}/hydroxyl_all.csv ${OUTPUT_DIR}/methyl_all.csv

${OUTPUT_DIR}/%_all.csv : ${OUTPUT_DIR}/%_422.csv ${OUTPUT_DIR}/%_480.csv
    @summarize $^ > $@

${OUTPUT_DIR}/%.csv : ${INPUT_DIR}/%.dat
    @dat2csv $< > $@

clean :
    @rm -f *.csv
```

- To get value, put a "\$" in front of the name *and* parentheses or braces around it
 - Can use \$(XYZ) or \${XYZ}
- Without the parentheses, **Make** interprets "\$XYZ" as the value of "X", followed by the characters "YZ"
 - Yes, it's another wart



Passing Values to Make

- Sometimes useful to pass values into **Make** when invoking it
 - E.g., change the input directory
- Instead of editing the Makefile, specify name=value pairs on the command line
 - Define a macro with the default value
 - Override it when you want to
- So:
 - `make -f macro.mk` sets `INPUT_DIR` to `/lab/gamma2100`
 - But `make INPUT_DIR=/newlab -f macro.mk` uses `/newlab`
- **Make** also looks at environment variables
 - You can refer to `${HOME}` in a Makefile without having defined it

```
VAL = original
echo :
    @echo "VAL is" ${VAL}
```

```
$ make -f env.mk echo
VAL is original
$ make VAL=changed -f env.mk echo
VAL is changed
```



Functions

- GNU Make has many built-in functions
 - Not part of the standard, but GNU Make is the most widely used version around
- Example: use `addprefix` and `addsuffix` to build a list of filenames
 - Turn `hydroxyl` into `/tmp/hydroxyl_all.csv` and `methyl` into `/tmp/methyl_all.csv`

```
INPUT_DIR = /lab/gamma2100
OUTPUT_DIR = /tmp
CHEMICALS = hydroxyl methyl
SUMMARIES = $(addprefix ${OUTPUT_DIR}/, $(addsuffix _all.csv, ${CHEMICALS}))

all : ${SUMMARIES}

${OUTPUT_DIR}/%_all.csv : ${OUTPUT_DIR}/%_422.csv ${OUTPUT_DIR}/%_480.csv
    @summarize $^ > $@

${OUTPUT_DIR}/%.csv : ${INPUT_DIR}/%.dat
    @dat2csv $< > $@

clean :
    @rm -f *.csv
```



Commonly-Used Functions

Function	Purpose
<code>\$(addprefix prefix,filenames)</code>	Add a prefix to each filename in a list
<code>\$(addsuffix suffix,filenames)</code>	Add a suffix to each filename in a list
<code>\$(dir filenames)</code>	Extract the directory name portion of each filename in a list
<code>\$(filter pattern,text)</code>	Keep words in text that match pattern
<code>\$(filter-out pattern,text)</code>	Keep words in text that <i>don't</i> match pattern
<code>\$(patsubst pattern,replacement,text)</code>	Replace everything that matches pattern in text
<code>\$(sort text)</code>	Sort the words in text, removing duplicates
<code>\$(strip text)</code>	Remove leading and trailing whitespace from text
<code>\$(subst from,to,text)</code>	Substitute from to text for from text in text
<code>\$(wildcard pattern)</code>	Create a list of filenames that match a pattern



Pros and Cons

- Pro
 - Simple things are simple to do...
 - ...and not too difficult to read...
 - ...especially compared to the alternatives
- Con
 - The syntax is unpleasant
 - Complex things are difficult to read...
 - ...and even more difficult to debug
 - Best you can do is use echo to print things as **Make** executes
 - Not really very portable
 - Hands commands to the shell for execution
 - But commands use different flags on different operating systems
 - Do you use del or rm to delete files?



Alternatives

- **Ant**: primary for Java, but equivalent tools now exist for .NET
 - Less platform-dependent, but just as hard to read and debug
- **Integrated development environments**
 - Most hide the details in idiosyncratic configuration files
 - Even harder than Makefiles to customize if you're not using the GUI
- **SCons**
 - Let users describe dependencies and actions in a real programming language
 - More powerful and debuggable, but steeper learning curve
- Once builds are automated, the next step is to run them continuously
 - Every time someone checks something into version control, rebuild the software (or site), and re-run tests
 - See **CruiseControl** and **Bitten**



Summary

- Two rules for healthy software projects:
 - Every repetitive task is done through the automated build system
 - Never commit anything to version control repository that breaks the build
- Remember: a Makefile is a program
 - So give your build the same careful attention you'd give any other programming problem



Today's Agenda

- A word about Lab 02 & Thursday task
- Automation Lecture
- In-class Makefile development example
- Lab 03 preparation